**FIG. 2**

3/18

1.

50	43 42 41	38 37 36	32 31		0
nid	S 0 0 0	M Port		D32	

FIG. 3

50	43 42 41	38 37 36	32 31 30 29	24 23	21 20	16 15 14 13		0
nid	S 0 0 0 1	0 0 0 0 0 0 0 0	Port		Task		Ack Value	

FIG. 4

50	43 42 41	38 37	32 31 30 29	24 23	21 20	16 15 14 13		0
nid	S 0 0 0 1	0 0 0 0 0 0 0 0	Port		Task		Ack Value	

FIG. 5

50	43 42 41	38 37	32 31		0
nid	S 1 0 1 1	Port		D32	

FIG. 6

50 49 48 47	45 44 43 42 41	38 37	32 31		0
chip	1	0 0 S 1 0 0 0	Port	D32	

FIG. 7

50 49 48 47	45 44 43 42 41	38 37	32 31		0
chip	1	0 1 S 1 0 0 0	Port	D32	

FIG. 8

50 49 48 47	43 42 41	38 37	32 31		0
chip	1	S 1 0 0 1	Port	D32	

FIG. 9

50 49 48 47	43 42 41	38 37	32 31		0
chip	1	S 1 0 1 0 1 1 1 0 0 0			

FIG. 10

50 49 48 47	45 44 43 42 41	38 37	32 31		0
chip	1	nid [7:6] S 1 1 0 0 mid [5:0]	mid [5:0]	A32	

FIG. 11

50 49 48 47	45 44 43 42 41	38 37	32 31		0
chip	1	nid [7:6] S 1 1 1 0 mid [5:0]	mid [5:0]	A32	

FIG. 12

50 49 48 47	45 44 43 42 41	38 37	32 31	0
chip 1	nld [7:6] S 1 1 1 0 nld [5:0]		A32	

FIG. 13

50 49 48 47	45 44 43 42 41	38 37	32 31	0
chip 1	nld [7:6] S 1 1 1 1 nld [5:0]		D32	

FIG. 14

50 49 48 47	43 42 41	38 37	32 31	0
chip 1	S 0 1 0 0 0 H		A32	

FIG. 15

50 49 48 47	43 42 41	38 37	32 31	14 13	2 1 0	0
chip 1	S 0 1 0 0 1 H A12 0 0					

FIG. 16

50 49 48 47	45 44 43 42 41	38 37	32 31	0
0 0 1 H 0 0 chip 0 0 1 0 1 1 0 0 1 1 0 1 0 D32				

FIG. 17

50 49 48 47	43 42 41	38 37	32 31	0
chip 1	S 0 1 1 0 0 H A32			

FIG. 18

50 49 48 47	43 42 41	38 37	32 31	0
chip 1	S 0 1 1 1 0 H D32			

FIG. 19

50 49 48 47	43 42 41	38 37	32 31	14 13	2 1 0	0
chip 1	S 0 1 1 0 1 H A12 0 0					

FIG. 20

50 49 48 47	43 42 41	38 37	32 31	0
chip 1	S 0 1 1 1 1 H D32			

FIG. 21

50 49 48 47	45 44 43 42 41	38 37	32 31	0
0 0 1 H 0 0 chip 0 1 0 1 0 1 1 0 0 1				

FIG. 22

5/18

50	43 42 41	38 37	32 31	4 3 0
nid	0 1 0 1 0	0 0 0 0 0	0 0 0 0 0	Interrupt

FIG. 23

50	43 42 41	38 37	32 31 30 29	24 23	21 20	16 15 14 13	0
nid	S 0 0 0 1	0 0 0 0 1	Port	Task		Ack Value	

FIG. 24

50	43 42 41	38 37	32 31	0
nid	0 1 0 1 0	1 1 1 0 0	0 0 0 0 0	

FIG. 25

50	43 42 41	38 37	32 31	0
0 0 1 0 0 0	nid [7:6] 0 1 0 1 0	nid [6:0] 0 0 0 0 1	To Be Determined	

FIG. 26

50	43 42 41	38 37	32 31	0
nid	0 1 0 1 0	0 0 0 0 1	0 0 0 0 1	

FIG. 27

50 49 48 47	45 44 43 42 41	38 37	32 31	0
0 0 1 H 0 0 chip	0 1 0 1 0 1 1 1 0 0 1	0 0 0 1 1 0 0 0		

FIG. 28

50	43 42 41	38 37	32 31	0
nid	0 1 1 0 1	0 0 0 0 1	D32	

FIG. 29

50 49 48 47	45 44 43 42 41	38 37	32 31	0
0 0 1 H 0 0 chip	0 1 0 1 0 1 1 0 1 0 0	0 0 0 1 1 0 0 0	D32	

FIG. 30

50	43 42 41	38 37 36	32 31	0
nid	S 0 0 0 0	Port	D32	

FIG. 31

6/18

50	43 42 41	38 37 36	32 31 30 29	24 23	21 20	16 15 14 13	0
nid	S 0 0 0 1	0 0 0 0 0 0		Port		Task	Ack Value

FIG. 32

50	43 42 41	38 37	32 31	0
nid	S 1 0 1 1	Port		D32

FIG. 33

50	43 42 41	38 37 36	32 31	0
nid	S 1 0 0 0	M Port		D32

FIG. 34

50	43 42 41	38 37 36	32 31	0
nid	S 1 0 0 1	M Port		D32

FIG. 35

50 49 48 47	45 44 43 42 41	38 37	32 31	0
chip	1	0 0 S 1 0 0 0	Port	D32

FIG. 36

50 49 48 47	45 44 43 42 41	38 37	32 31	0
chip	1	0 1 S 1 0 0 0	Port	D32

FIG. 37

50 49 48 47	43 42 41	38 37	32 31	0
chip	1	S 1 0 0 1	Port	D32

FIG. 38

50	45 44 43 42 41	38 37	32 31	0
MemID	nid [7:6] S 1 1 1 0	Port [5:0]		A32

FIG. 39

50	45 44 43 42 41	38 37	32 31	0
MemID	nid [7:6] S 1 1 1 1	Port [5:0]		D32

FIG. 40

50	43 42 41	38 37	32 31	0
nId	0 1 0 1 0	1 1 0 0 1		

Fig. 41

50	45 44 43 42 41	38 37	32 31	0
MemID	nId [7:6] S 1 1 0 0	nId [6:0]		A32


FIG. 42

50	43 42 41	38 37	32 31	0
nId	0 1 1 0 1	1 1 0 0 1		D32

FIG. 43

50	43 42 41	38 37	32 31	4 3	0
nId	0 1 0 1 0	0 0 0 0 0			Interrupt

FIG. 44

**FIG. 45**







FIG. 46

**FIG. 47**

**FIG. 48**

**FIG. 49**

. Message_Out_Engine Interface








FIG. 50

**Fig. 51**

**FIG. 52**

**FIG. 53**

**FIG. 54**




FIG. 55